Sail E0 Webinar

MCQs

Total Questions : 275 | Page 9 of 28 pages
Question 81. Each instruction in assembly language program has the following fields:Lable fieldMnemonic fieldOperand fieldComment fieldThe correct sequence of these fields is?
  1.    2, 1, 3, 4
  2.    1, 2, 4, 3
  3.    1, 2, 3, 4
  4.    2, 1, 4, 3
 Discuss Question
Answer: Option C. -> 1, 2, 3, 4
Question 82. If the number of address bits in a memory is reduced by 2 and the addressability is doubled, the size of the memory (i.e., the number of bits stored in the memory)
  1.    Increases by 2^(address bits)/addressability
  2.    Halves
  3.    Remains unchanged
  4.    Doubles
 Discuss Question
Answer: Option B. -> Halves
Question 83. A structure that stores a number of bits taken “together as a unit” is a
  1.    Gate
  2.    Register
  3.    Decoder
  4.    Mux
 Discuss Question
Answer: Option B. -> Register
Question 84. Which of the following is type declaration statement in C?
  1.    s = s + 1
  2.    int bar
  3.    prin = prin * prin
  4.    king = horse + 1
 Discuss Question
Answer: Option B. -> int bar
Question 85. The number of interrupt lines in 8085 is
  1.    5
  2.    2
  3.    4
  4.    3
 Discuss Question
Answer: Option A. -> 5
Question 86. Assertion (A): Negative values of incremental operator in DO loop are allowed in Fortran 77 but not in earlier versions of Fortran. Reason (R): Fortran 77 has better array facilities than earlier versions of Fortran.
  1.    A is correct R is wrong
  2.    A is wrong R is correct
  3.    Both A and R are correct and R is correct explanation of A
  4.    Both A and R are correct but R is not correct explanation of A
 Discuss Question
Answer: Option D. -> Both A and R are correct but R is not correct explanation of A
Question 87. The minimum number of transistors required to implement a two input AND gate is
  1.    8
  2.    2
  3.    6
  4.    4
 Discuss Question
Answer: Option C. -> 6
Question 88. Which of the following is not treated as hexadecimal constant by assembler in 8085?
  1.    234
  2.    64 H
  3.    6 AFH
  4.    45 H
 Discuss Question
Answer: Option A. -> 234
Question 89. IC 7485 cannot be cascadeD.
  1.    True
  2.    False
 Discuss Question
Answer: Option B. -> False
Question 90. An I/O processor controls the flow of information between
  1.    Two I/O devices
  2.    Cache memory and I/O devices
  3.    Main memory and I/O devices
  4.    Cache and main memory
 Discuss Question
Answer: Option C. -> Main memory and I/O devices

Latest Videos
Chapter 1 - GLOBAL STEEL SCENARIO & INDIAN STEEL INDUSTRY Part 1 : (13-04-2024) INDUSTRY AND COMPANY AWARENESS (ICA)
Direction Sense Test Part 1 Reasoning (Hindi)
Chapter 1 - RMHP / OHP / OB & BP Part 1 : (14-02-2024) GPOE
Cube & Cuboid Part 1 Reasoning (Hindi)
Data Interpretation (DI) Basic Concept Reasoning (Hindi)
Counting Figures Part 1 Counting Of Straight Lines Reasoning (Hindi)
Sail E0 free webinar Webinars
Real Numbers Part 7 Class 10 Maths
Real Numbers Part 1 Class 10 Maths
Polynomials Part 1 Class 10 Maths

Latest Test Papers

DSP Combined 1 Free Revision Test SAIL JO E-0
GPOE / GPA Combined 1 Free Revision Test SAIL JO E-0
BSP Plant Specific Review Test SAIL JO E-0
BSL Combined 1 Free Revision Test SAIL JO E-0
GFM Combined 1 Free Revision Test SAIL JO E-0