Sail E0 Webinar

MCQs

Total Questions : 122 | Page 5 of 13 pages
Question 41. In a parallel LC circuit, if the signal frequency is decreased below the resonant frequency, then ___________
  1.    XL decreases and XC increases
  2.    XL increases and XC decreases
  3.    Line current becomes minimum
  4.    None of the above
 Discuss Question
Answer: Option A. -> XL decreases and XC increases
Question 42. In parallel resonance, the circuit impedance is ___________
  1.    C/LR
  2.    R/LC
  3.    CR/L
  4.    L/CR
 Discuss Question
Answer: Option D. -> L/CR
Question 43. Transistor biasing is generally provided by a ___________
  1.    Biasing circuit
  2.    Bias battery
  3.    Diode
  4.    None of the above
 Discuss Question
Answer: Option A. -> Biasing circuit
Question 44. The value of VBE ___________
  1.    Depends upon IC to moderate extent
  2.    Is almost independent of IC
  3.    Is strongly dependant on IC
  4.    None of the above
 Discuss Question
Answer: Option B. -> Is almost independent of IC
Question 45. If the value of collector current IC increases, then the value of VCE ___________
  1.    Remains the same
  2.    Decreases
  3.    Increases
  4.    None of the above
 Discuss Question
Answer: Option B. -> Decreases
Question 46. If the temperature increases, the value of VCE ___________
  1.    Remains the same
  2.    Is increased
  3.    Is decreased
  4.    None of the above
 Discuss Question
Answer: Option C. -> Is decreased
Question 47. Frequencies above ___________ kHz are called radio frequencies
  1.    2
  2.    10
  3.    50
  4.    200
 Discuss Question
Answer: Option D. -> 200
Question 48. The phase difference between the input and output voltages in a common base arrangement is ___________
  1.    180°
  2.    90°
  3.    270°
  4.    0°
 Discuss Question
Answer: Option D. -> 0°
Question 49. The voltage gain of a transistor connected in common collector arrangement is ___________
  1.    equal to 1
  2.    more than 10
  3.    more than 100
  4.    less than 1
 Discuss Question
Answer: Option D. -> less than 1
Question 50. The phase difference between the input and output voltages of a transistor connected in common collector arrangement is ___________
  1.    0°
  2.    90°
  3.    180°
  4.    270°
 Discuss Question
Answer: Option A. -> 0°

Latest Videos
Chapter 1 - GLOBAL STEEL SCENARIO & INDIAN STEEL INDUSTRY Part 1 : (13-04-2024) INDUSTRY AND COMPANY AWARENESS (ICA)
Direction Sense Test Part 1 Reasoning (Hindi)
Chapter 1 - RMHP / OHP / OB & BP Part 1 : (14-02-2024) GPOE
Cube & Cuboid Part 1 Reasoning (Hindi)
Data Interpretation (DI) Basic Concept Reasoning (Hindi)
Counting Figures Part 1 Counting Of Straight Lines Reasoning (Hindi)
Sail E0 free webinar Webinars
Real Numbers Part 7 Class 10 Maths
Real Numbers Part 1 Class 10 Maths
Polynomials Part 1 Class 10 Maths

Latest Test Papers

Pie Chart - Test Paper 1 Data Interpretation Reasoning & DI
Tabulation - Test Paper 2 Data Interpretation Reasoning & DI
Test Paper 1 Direction Sense Test Reasoning & DI
ICA , RDIC,GFM Free Modal Test Paper - Non - Technical Branch Old Syllabus 2022 - SAIL Junior Officer E0
GFM Combined 1 Free Revision Test SAIL JO E-0