Sail E0 Webinar

MCQs

Total Questions : 44 | Page 4 of 5 pages
Question 31. . TTL is alive and well, particularly in ________.
  1.    industrial applications
  2.    educational applications
  3.    military applications
  4.    commercial applications
 Discuss Question
Answer: Option B. -> educational applications
Question 32. . Which is not an output state for tristate logic?
  1.    HIGH
  2.    LOW
  3.    High-Z
  4.    Low-Z
 Discuss Question
Answer: Option D. -> Low-Z
Question 33. . A TTL NAND gate with IIH(max) of 40 A per input drives ten TTL inputs. How much current does the drive output source?
  1.    40 A
  2.    200 A
  3.    400 A
  4.    800 A
 Discuss Question
Answer: Option C. -> 400 A
Question 34. .  It is best not to leave unused TTL inputs unconnected (open) because of TTL's ________.
  1.    noise sensitivity
  2.    low-current requirement
  3.    open-collector outputs
  4.    tristate construction
 Discuss Question
Answer: Option A. -> noise sensitivity
Question 35. . 
A certain gate draws 1.8 A when its output is HIGH and 3.3 µA when its output is LOW. VCC is 5 V and the gate is operated on a 50% duty cycle. What is the average power dissipation (PD)?
  1.    2.55 W
  2.    1.27 W
  3.    12.75 W
  4.    5 W
 Discuss Question
Answer: Option C. -> 12.75 W
Question 36. . PMOS and NMOS circuits are used largely in ________.
  1.    MSI functions
  2.    LSI functions
  3.    diode functions
  4.    TTL functions
 Discuss Question
Answer: Option B. -> LSI functions
Question 37. . If ICCH is specified as 1.1 mA when VCC is 5 V and if the gate is in a static (noncharging) HIGH output state, the power dissipation (PD) of the gate is ________.
  1.    5.5 mW
  2.    5.5 W
  3.    5 mW
  4.    1.1 mW
 Discuss Question
Answer: Option A. -> 5.5 mW
Question 38. . Which factor does not affect CMOS loading?
  1.    Charging time associated with the output resistance of the driving gate
  2.    Discharging time associated with the output resistance of the driving gate
  3.    Output capacitance of the load gates
  4.    Input capacitance of the load gates
 Discuss Question
Answer: Option C. -> Output capacitance of the load gates
Question 39. . Which is not a precaution for handling CMOS?
  1.    Devices should be placed with pins down on a grounded surface, such as a metal plate.
  2.    All tools, test equipment, and metal workbenches should be earth grounded.
  3.    CMOS devices should not be inserted into sockets or PC boards with the power on.
  4.    Wear wool clothes at all times.
 Discuss Question
Answer: Option D. -> Wear wool clothes at all times.
Question 40. . Which is not part of emitter-coupled logic (ECL)?
  1.    Differential amplifier
  2.    Bias circuit
  3.    Emitter-follower circuit
  4.    Totem-pole circuit
 Discuss Question
Answer: Option D. -> Totem-pole circuit

Latest Videos
Chapter 1 - GLOBAL STEEL SCENARIO & INDIAN STEEL INDUSTRY Part 1 : (13-04-2024) INDUSTRY AND COMPANY AWARENESS (ICA)
Direction Sense Test Part 1 Reasoning (Hindi)
Chapter 1 - RMHP / OHP / OB & BP Part 1 : (14-02-2024) GPOE
Cube & Cuboid Part 1 Reasoning (Hindi)
Data Interpretation (DI) Basic Concept Reasoning (Hindi)
Counting Figures Part 1 Counting Of Straight Lines Reasoning (Hindi)
Sail E0 free webinar Webinars
Real Numbers Part 7 Class 10 Maths
Real Numbers Part 1 Class 10 Maths
Polynomials Part 1 Class 10 Maths

Latest Test Papers

Pie Chart - Test Paper 1 Data Interpretation Reasoning & DI
Tabulation - Test Paper 2 Data Interpretation Reasoning & DI
Test Paper 1 Direction Sense Test Reasoning & DI
ICA , RDIC,GFM Free Modal Test Paper - Non - Technical Branch Old Syllabus 2022 - SAIL Junior Officer E0
GFM Combined 1 Free Revision Test SAIL JO E-0